📍United States
Senior Asic Physical Design Engineer

Recogni
📍Remote - United States
Please let Recogni know you found this job on JobsCollider. Thanks! 🙏
Summary
Join Recogni, a leading AI inference acceleration company, as a senior ASIC physical design leader. You will spearhead front-end physical design and workflow development for our multimodal generative AI products. This hands-on role requires 10+ years of ASIC engineering experience with expertise in EDA tools like Cadence/Synopsys. You will guide and mentor colleagues, optimizing and innovating physical design workflows. Recogni offers a competitive benefits package, including medical, vision, and dental insurance, flexible work hours, generous PTO, and a collaborative work environment. We prioritize employee well-being and offer a supportive and inspiring workplace culture.
Requirements
- 10+ years of hands-on ASIC engineering experience, that includes deep knowledge of VLSI/SoC chip physical design workflows, with EDA tools like Cadence/Synopsys (Genus/DC), power analysis, STA analysis, clock methodology, and other commonly used aspects of physical design flows
- Strong physical design knowledge for STA analysis and ability to write SDCs as needed
- Experience leading and supporting backend design team with understanding of clock trees, routing , DRC, LVS, metal fill till artwork release
- Excellent analytical, written, and verbal interpersonal skills along with an ability to productively collaborate within a global engineering team that moves at a startup pace
- Bachelor’s or Master's degree in Computer Science, Computer Engineering, Electrical Engineering or a related technical field
Responsibilities
- Lead ASIC front-end physical design and associated engineering workflow development for Recogni’s multimodal generative AI inference acceleration products
- Guide and assist colleagues to improve frontend physical design aspects at both the block level and full-chip within a fast-paced, agile HPC development environment
- Drive Recogni’s optimization, implementation and exploration of new frontend physical design workflows (includes at a min. synthesis, formal checks, power analysis, and STA) and technologies for the full ASIC chip design process
- Continuously innovate and improve scalable, reliable, high-performance systems and tools to enable the next generation of Recogni products
- Work very closely with ASIC team members engaged in the design and verification of Recogni products, to understand and improve their workflows and EDA needs
Benefits
- Competitive benefits package including Medical, Vision, Dental
- Perks including meals, snacks, drinks
- Flexible work hours
- Generous PTO policy
Share this job:
Disclaimer: Please check that the job is real before you apply. Applying might take you to another website that we don't own. Please be aware that any actions taken during the application process are solely your responsibility, and we bear no responsibility for any outcomes.
Similar Remote Jobs
📍Germany
📍Argentina
💰$186k-$260k
📍United States, Worldwide